

A Library for Combinational Circuit Verification using the HOL Theorem Prover

Sumayya Shiraz and Osman Hasan *Senior Member, IEEE*

Abstract—Interactive theorem provers can overcome the scalability limitations of model checking and automated theorem provers by verifying generic circuits and universally quantified properties but they require explicit user guidance, which makes them quite uninteresting for industry usage. As a first step to overcome these issues, this paper presents a formally verified library of commonly used combinational circuits using the higher-order logic theorem prover HOL4. This library can in turn be used to verify the structural view of any arbitrary combinational circuit against its behavior with very minimal user-guidance. For illustration, we verified several combinational circuits, including a 24-bit adder/subtractor, the 8-bit shifter module of the c3540 benchmark, the 17-bit EqualZ_W module of the c2670 benchmark, a 16:1 Multiplexer and a 512-bit Multiplier.

I. INTRODUCTION

FORMAL verification [1] overcomes the limitations of simulation by mathematically proving the equivalence of a model against its desired properties. Many formal verification tools, based on model checking [1] and automated theorem proving techniques [1], are available that accept Verilog codes [2] and automatically translate them to the corresponding formal models and also automatically verify the relationship between the formal model and its corresponding specification given by the user. Thus, the verification engineer has to be involved in the formal specification of the properties only. This kind of tools, such as FormalPro by Mentor Graphics, Conformal by Cadence, Synopsys Hector, Calypto's SLEC and Formality by Synopsys, are quite well-suited for the industrial setting but they have scalability issues. For example, model checking is generally limited to sequential circuits and also suffers from the well-known state-space explosion problem. Similarly, automated theorem provers cannot cope with the verification problems of large designs as well, due to an exponential increase in computations with an increase in the number of variables and intermediate nodes.

Higher-order-logic theorem proving [1] can overcome these shortcomings. For example, PROVERIFIC [3] allows verifying Property Specification Language (PSL) assertions for hardware designs PVS. HOL has been used for the verification of the SPW Data-strobe (DS) encoding [4] and a gate level electronic control unit [5]. Similarly, Braibant [6] has created a library

in Coq to facilitate modeling and verifying hardware circuits. However, in all these works, the verification engineer needs to manually construct a logical model of the system and then verify the desired properties while guiding the theorem proving tool. This could be a very rigorous process and the user needs to be an expert in both system design and theorem proving skills. This drawback limits the usage of interactive theorem proving in the mainstream hardware industry as the engineers prefer to have push-button type analysis tools.

The main scope of this paper is to facilitate the usage of interactive theorem proving for the verification of combinational circuits by minimizing the user involvement. In this regard, we present a library of formally verified generic (n-bit) circuits of commonly used components, like Multipliers, Adders, Multiplexers, Demultiplexers, Decoders, Encoders and logic gates. The main challenges in this library development include the identification of recursive implementations of the commonly used combinations circuits, formalization of their implementation and specification definitions and the interactive verification of the theorems that describe the equivalence between these generic implementations (i.e., with arbitrary length inputs) and specifications. Our formalization is primarily inspired by the formal hardware verification approach initially proposed by Camilleri, et. al [7].

The user of the proposed approach is required to provide the structure of the combinational circuit to be verified in terms of its sub-components, based on the existing components in the proposed library, and its desired behavior in the language supported by the used interactive theorem prover. The relationship between the structural view and the behavior of the given circuit can then be verified using the library of formally verified generic circuits in a very straightforward manner, which is just composed of some rewriting steps. Thus, the user of our methodology can leverage upon the strengths of interactive theorem proving without being involved in the extensive verification tasks. The effectiveness and utilization of the proposed methodology is illustrated by verifying a number of real-world combinational circuits automatically, like a 24-bit adder/subtractor, the 8-bit shifter of the c3540 benchmark, the 17-bit EqualZ_W module of the c2670 benchmark, a 16:1 Multiplexer using a 4:16 Decoder, a 512-bit Multiplier. We have used HOL4 [8] as our proof assistant due to its long term relationship with hardware verification [7] and the support that it provides to reason about Laplace [9] transform method, which is frequently used for analyzing analog circuits. Thus, the proposed library may also lead to the development of formal reasoning support for analog and mixed signal (AMS) circuits in future.

Shiraz and O. Hasan are with the School of Electrical Engineering and Computer Science (SEECs), National University of Sciences and Technology (NUST), Islamabad, Pakistan.

E-mail: {sumayya.shiraz, osman.hasan}@seecs.nust.edu.pk

*Copyright (c) 2016 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending an email to pubs-permissions@ieee.org.

Similarly, the function `and` recursively performs the conjunction between all the elements of a boolean list. The function `and_n` represents an n -bit AND gate in the predicate form:

Definition 2: $\vdash \text{and } [] = \top \wedge$
 $\forall h t. \text{and } (h::t) = (h \wedge (\text{and } t))$
 $\vdash \forall a \text{ out}. \text{and}_n a \text{ out} = (\text{out} = \text{and } a)$

where `::` represents the list operation `cons`. The NAND gate can be formalized as `nand_n a out = (out = \neg (and a))`. Other logical gates have been similarly defined [10].

B. Multiplexer

The $n:1$ Multiplexer (Mux) [11] passes the signal of any one of the n input data lines to the one bit output line depending upon the k input select lines. Fig. 2 depicts the recursive implementation of a generic $n:1$ Mux, where n is the width of data input lines $a[n-1], \dots, a[0]$, k is the width of select input lines $s[k-1], \dots, s[0]$ and b is a boolean output signal. The relation between the width of select and data input lines is $k = \log_2 n$.




Fig. 2: Recursive Implementation of $n:1$ Mux

The $2:1$ Mux can be formalized using basic logic gates:

Definition 3: $\vdash \forall a b s y. \text{mux_imp } a b s y = \exists p q r.$
 $\text{nand}_n [a;p] q \wedge \text{nand}_n [s;b] r \wedge$
 $\text{nand}_n [q;r] y \wedge \text{not } s p$

Definition 4: $\vdash \forall a b s y. \text{mux_spec } a b s y =$
 $\text{if } s \text{ then } (y = b) \text{ else } (y = a)$

and the relationship between Definitions 3 and 4 can be verified automatically. Next, we formalize the $n:1$ Mux as:

Definition 5: $\vdash \forall a b. \text{mux_imp}_n a [] b = (b = \text{HD } a) \wedge$
 $\forall a h t b. \text{mux_imp}_n a (h::t) b = \exists p q.$
 $\text{mux_imp } q p h b \wedge$
 $\text{mux_imp}_n (\text{DROP } (\text{HALF } a) a) t q \wedge$
 $\text{mux_imp}_n (\text{TAKE } (\text{HALF } a) a) t p$

where the function `HD` returns the head of the input list, the `HOL` expression `HALF a` returns half of the length of the given list a , i.e., $(\text{LENGTH } a) \text{ DIV } 2$, and the expressions `(TAKE n a)` and `(DROP n a)` pick and drop the first n elements from the list a , starting from the first element, i.e., `HD a`, respectively. We define the behavior of the $n:1$ Mux as

Definition 6: $\vdash \forall a s b. \text{mux_spec}_n a s b =$
 $(b = (\text{EL } (\text{LENGTH } a - 1 - \text{BV}_n s) a))$

where `EL n a` returns the n^{th} element of its argument list and `BV_ n` converts its argument boolean list into a number:

Definition 7: $\vdash \text{BV}_n [] = 0 \wedge$
 $\forall h t. \text{BV}_n (h::t) = (2 \text{ EXP } (\text{LENGTH } t)) * \text{BV } h + \text{BV}_n t$

The function `BV` converts a boolean variable to its corresponding number [7], [10], while considering the first element, i.e., head of the list, as the most significant bit. Next, we verify that the Mux implementation and specification are equivalent.

Theorem 1: $\vdash \forall a s b. \neg (s = []) \wedge$
 $(\text{LENGTH } a = 2 \text{ EXP } \text{LENGTH } s) \Rightarrow$
 $(\text{mux_imp}_n a s b \Leftrightarrow \text{mux_spec}_n a s b)$

The assumptions ensure that there is at least one select line and the relationship between the input and select lines. We proceed to verify this theorem by performing induction on s since this is the variable of recursion in our definition. The base case can be verified by applying induction on the variable a along with Definitions 5 and 6 and `and` some list theory functions. The subgoal, corresponding to the inductive case, after rewriting with the functions `mux_imp_n` and `mux_imp` becomes:

Subgoal 2.1: A1: $(\forall a b. \neg (h'::t = []) \wedge$
 $(\text{LENGTH } a = 2 \text{ EXP } \text{LENGTH } (h'::t)) \Rightarrow$
 $\text{mux_imp}_n a (h'::t) b \Leftrightarrow \text{mux_spec}_n a (h'::t) b)$
A2: $(\text{LENGTH } a = 2 \text{ EXP } \text{LENGTH } (h::h'::t))$
C: $\exists p q. \text{mux_spec } p q h b \wedge$
 $\text{mux_imp}_n (\text{DROP } (\text{HALF } a) a) (h'::t) q \wedge$
 $\text{mux_imp}_n (\text{TAKE } (\text{HALF } a) a) (h'::t) p$
 $\Leftrightarrow \text{mux_spec}_n a (h::h'::t) b$

Now, the inductive hypothesis, i.e., Assumption A1 in the above subgoal, can be used to replace the implementation definitions of $n:1$ Mux in the conclusion (C) with their corresponding specification behaviors, which will result in a subgoal with specification definitions of Muxes only. Thereafter, rewriting with Definitions 4 and 6, we get two subgoals for the cases when the head of the select lines h is `F` and `T`.

Subgoal 2.2: A1: $(\forall a b.$
 $(\text{LENGTH } a = 2 \text{ EXP } \text{LENGTH } (h'::t)) \Rightarrow$
 $\text{mux_imp}_n a (h'::t) b \Leftrightarrow \text{mux_spec}_n a (h'::t) b)$
A2: $\text{LENGTH } a = 2 \text{ EXP } \text{LENGTH } (h::h'::t)$
A3: $\exists p. \text{mux_imp}_n (\text{TAKE } (\text{HALF } a) a) (h'::t) p =$
 $\text{mux_spec}_n (\text{TAKE } (\text{HALF } a) a) (h'::t) p$
A4: $\exists q. \text{mux_imp}_n (\text{DROP } (\text{HALF } a) a) (h'::t) q =$
 $\text{mux_spec}_n (\text{DROP } (\text{HALF } a) a) (h'::t) q$
C1: $h \Rightarrow (b = \text{EL } (\text{BV}_n (h'::t)) (\text{TAKE } (\text{HALF } a) a))$
 $\Leftrightarrow (b = \text{EL } (\text{BV}_n (h::h'::t)) a)$
C2: $\neg h \Rightarrow (b = \text{EL } (\text{BV}_n (h'::t)) (\text{DROP } (\text{HALF } a) a))$
 $\Leftrightarrow (b = \text{EL } (\text{BV}_n (h::h'::t)) a)$

C1 of Subgoal 2.2 is verified using the following lemma:

Lemma 1: $\vdash \forall a m n. ((m < \text{LENGTH } a) \wedge (n < m) \Rightarrow$
 $(\text{EL } n a = \text{EL } n (\text{TAKE } m a))$

Whereas the proof of C2 is based on the following lemmas:






Lemma 2: $\vdash \forall a n m. (m < \text{LENGTH } a) \Rightarrow$
 $(\text{EL } (n + m) a = \text{EL } n (\text{DROP } m a))$

Lemma 3: $\vdash \forall a. \text{BV}_n a < 2 \text{ EXP } \text{LENGTH } a$

The formal implementations, specifications and theorems for the other circuits of our library are given in Table I, where `num_BV_f` converts a number into a list with n booleans:

Definition 18: $\vdash \forall n a. \text{num_BV_f } n a = \text{REV } (\text{num_BV } n a)$
 $\vdash \forall a. \text{num_BV } 0 a = [] \wedge \forall n a. \text{num_BV } (\text{SUC } n) a =$
 $(\text{num2bool } (a \text{ MOD } 2) :: \text{num_BV } n (a \text{ DIV } 2))$

TABLE I: Formal Verification of Combinational Circuits

Recursive implementation of Combinational Circuits	Formal Definitions	Theorems	Proof Script
 <p>Fig. 3: $\log_2 n:n$ Decoder</p>	<p>Definition 8: Implementation of $\log_2 n:n$ Decoder</p> $\vdash \forall n e b. \text{decod_imp_n n e [] } b =$ $\text{if } e \text{ then (HD } b = T) \text{ else (BV_n } b = 0) \wedge$ $\forall n e h t b. \text{decod_imp_n n e (h::t) } b =$ $\exists q r s. \text{not } h \ q \wedge \text{and_n [e;q] } s \wedge$ $\text{and_n [h;e] } r \wedge$ $\text{decod_imp_n n s t (DROP (HALF } b) b) \wedge$ $\text{decod_imp_n n r t (TAKE (HALF } b) b)$ <p>Definition 9: Specification of $\log_2 n:n$ Decoder</p> $\vdash \forall n e a b. \text{decod_spec_n n e a } b =$ $\text{if } e \text{ then}$ $(b = \text{num_BV_f n (2 EXP BV_n a)})$ $\text{else } (b = \text{num_BV_f n } 0)$	<p>Theorem 2: Formal Verification of $\log_2 n:n$ Decoder</p> $\vdash \forall n e a b. ((\text{LENGTH } b = n) \wedge$ $(\text{LENGTH } b = 2 \text{ EXP LENGTH } a)) \Rightarrow$ $(\text{decod_imp_n n e a } b \Leftrightarrow$ $\text{decod_spec_n n e a } b)$	1000 lines
 <p>Fig. 4: 1:n Demultiplexer</p>	<p>Definition 10: Implementation of 1:n Demux</p> $\vdash \forall n a s b. \text{dmux_imp_n n a s } b =$ $\text{decod_imp_n n a s } b$ <p>Definition 11: Specification of 1:n Demux</p> $\vdash \forall n a s b. \text{dmux_spec_n n a s } b =$ $\text{if } a \text{ then}$ $(b = \text{num_BV_f n (2 EXP BV_n s)})$ $\text{else } (b = \text{num_BV_f n } 0)$	<p>Theorem 3: Formal Verification of 1:n Demux</p> $\vdash \forall n a s b. ((\text{LENGTH } b = n) \wedge$ $(\text{LENGTH } b = 2 \text{ EXP LENGTH } s)) \Rightarrow$ $(\text{dmux_imp_n n a s } b \Leftrightarrow$ $\text{dmux_spec_n n a s } b)$	20 lines
 <p>Fig. 5: $2^n:n$ Encoder</p>	<p>Definition 12: Implementation of $2^n:n$ Encoder</p> $\vdash \forall n e a v. \text{encod_imp_n n e a [] } v =$ $(\text{if } e \text{ then (if (HD } a) \text{ then (v = F)}$ $\text{else (v = T)) else (v = F)) } \wedge$ $\forall n e h t v. \text{encod_imp_n n e a (h::t) } v =$ $\exists p. \text{encod_2to1_imp e p v h } \wedge$ $\text{encod_imp_n n e (TAKE (HALF } a) a) t p \wedge$ $\text{encod_imp_n n p (DROP (HALF } a) a) t v}$ <p>Definition 13: Specification of $2^n:n$ Encoder</p> $\vdash \forall n e b v. \text{encod_spec_n n e [] } b v =$ $\text{if } e \text{ then (v = T) else (v = F) } \wedge$ $\forall n e h t b v. \text{encod_spec_n n e (h::t) } b v = \text{if } e \text{ then}$ $(\text{if } h \text{ then } ((b = \text{num_BV_f n (LENGTH t)}) \wedge$ $(v = F)) \text{ else } \text{encod_spec_n n e t } b v)$ else (v = F)	<p>Theorem 4: Formal Verification of $2^n:n$ Encoder</p> $\vdash \forall n e a b v. ((\text{LENGTH } a = 2 \text{ EXP}$ $\text{LENGTH } b) \wedge (\text{LENGTH } b = n)) \Rightarrow$ $(\text{encod_imp_n n e a } b v \Leftrightarrow$ $\text{encod_spec_n n e a } b v)$	900 lines
 <p>Fig. 6: n-bit Adder</p>	<p>Definition 14: Implementation of n-bit Ripple Carry Adder</p> $\vdash \forall d1 d2 \text{cin}. \text{adder_imp } 0 \text{ d1 d2 cin} = [\text{cin}] \wedge$ $\forall n d1 d2 \text{cin}. \text{adder_imp } n \text{ (SUC } n) \text{ d1 d2 cin} =$ $(\text{adder_imp } 1 \text{ (HD } d1) \text{ (HD } d2)$ $\text{HD (adder_imp } n \text{ (TL } d1) \text{ (TL } d2) \text{ cin) } ++$ $\text{(TL (adder_imp } n \text{ (TL } d1) \text{ (TL } d2) \text{ cin))})$ <p>Definition 15: Specification of n-bit Ripple Carry Adder</p> $\vdash \forall n d1 d2 \text{cin}. \text{adder_spec_n } n \text{ d1 d2 cin} =$ $\text{num_BV_f (SUC } n) \text{ (BV_n } d1 + \text{BV_n } d2 + \text{BV_n } \text{cin})$	<p>Theorem 5: Formal Verification of n-bit Ripple Carry Adder</p> $\vdash \forall n d1 d2 \text{cin}. (\text{LENGTH } d1 = n) \wedge$ $(\text{LENGTH } d2 = n) \Rightarrow$ $(\text{adder_imp } n \text{ d1 d2 cin} \Leftrightarrow$ $\text{adder_spec_n } n \text{ d1 d2 cin})$	2000 lines
 <p>Fig. 7: n-bit Multiplier</p>	<p>Definition 16: Implementation of n-bit Multiplier</p> $\vdash \forall d1. \text{mult_imp } d1 [] =$ $\text{make_list_F (LENGTH } d1) \wedge$ $\forall d1 h t. \text{mult_imp } d1 \text{ (h::t)} = (\text{mult_imp } 1 \text{ d1}$ $\text{(TAKE (LENGTH } d1) \text{ (mult_imp } d1 \text{ t)) } h) ++$ $\text{(DROP (LENGTH } d1) \text{ (mult_imp } d1 \text{ t))})$ <p>Definition 17: Specification of n-bit Multiplier</p> $\vdash \forall d1 d2. \text{mult_spec_n } d1 d2 =$ $(\text{num_BV_f (LENGTH } d1 + \text{LENGTH } d2)$ $(\text{BV_n } d1 * \text{BV_n } d2))$	<p>Theorem 6: Formal Verification of n-bit Multiplier</p> $\vdash \forall d1 d2. \text{mult_imp } d1 d2 \Leftrightarrow$ $\text{mult_spec_n } d1 d2$	2000 lines

