Shafaq Iqtedar

???????????????????????????????
 
http://save.seecs.nust.edu.pk/shafaqiqtedar/
10besesiqtedar@seecs.edu.pk
Phone : +92 51 9085 2086
Address : SAVe Lab, PG Block, NUST SEECS, Sector H-12, Islamabad 44000, Pakistan
 
Flag Counter

Research Assistant

System Analysis and Verification (SAVe) Lab

I am working as a Research Assistant in System Analysis and Verification (SAVe) Lab at NUST School of Electrical Engineering and Computer Science under the supervision of Dr. Osman Hasan . The focus of my research is on Formal Probabilistic Analysis using Model Checking and its application in the area of embedded systems.

Currently, I am pursuing my research as a part of DAAD Deutsch-Pakistanische Forschungskooperationen Project: “Formal Verification of Distributed Thermal and Resource Management Schemes for On-Chip Many-Core Systems”. The aim of this research work is to illustrate the practical effectiveness of probabilistic model checking by applying it to accurately analyze and improve upon some of the recently developed and widely used distributed DTM and DRM algorithms for on-chip many-core systems. As a part of the above-mentioned project, I went for a research internship from September 2014 to January 2015 at Chair for Embedded Systems (CES), Prof. Dr. Joerg Henkel, Karlsruhe Institute of Technology (KIT).

Projects

 

Publications

  1. S. Iqtedar, O. Hasan, M. Shafique, J. Henkel, “Formal Probabilistic Analysis of Distributed Resource Management Schemes in On-Chip Systems”, Design, Automation and Test in Europe (DATE-2016), Dresden, Germany, To Appear. (Rank B, CORE)

  2. S. Iqtedar, O. Hasan, M. Shafique, J. Henkel, “Probabilistic Formal Verification Methodology for Decentralized Thermal Management in On-Chip Systems”, IEEE International Conference on Enabling Technologies: Infrastructures for Collaborative Enterprises (WETICE-2015), IEEE Computer Society, Larnaca, Cyprus. pp. 210-215.

  3. S. Iqtedar, O. Hasan, M. Shafique, J. Henkel, “Formal Probabilistic Analysis of Distributed Dynamic Thermal Management”, Design, Automation and Test in Europe (DATE-2015), March 9-13, Grenoble, France. pp. 1221-1224.